







Title 核心模块原理图 4		
Size A4	Number	Revision
Date: 25-Dec-2002	Sheet of	
File: C:\Document backup\Tcpip\TCPIP.DDB	Drawn By:	




SRAM 说明
系统可选的容量为 128K 256K 512K
对应芯片分别为
128K->ISSI的IS62LV1024或ICSI的IC62LV1024
256K->ICSI的IC62LV2568
512K->ISSI的IS62LV5128或ICSI的IC62LV5128
芯片封装为32-Pin TSOP
地址分配
128K->分两段:
BANK0 A19A18A17A16=01X0
BANK1 A19A18A17A16=01X1
256K->分四段:
BANK0 A19A18A17A16=0100
BANK1 A19A18A17A16=0101
BANK2 A19A18A17A16=0110
BANK3 A19A18A17A16=0111
512K->分八段:
BANK0 A19A18A17A16=0000
BANK1 A19A18A17A16=0001
BANK2 A19A18A17A16=0010
BANK3 A19A18A17A16=0011
BANK4 A19A18A17A16=0100
BANK5 A19A18A17A16=0101




Title	核心模块原理图	3
-------	---------	---

Size A4	Number	Revision
Date:	25-Dec-2002	Sheet of
File:	C:\Document backup\Tcpiip\TCPIP.DDBrawn By:	



Title 核心模块原理图 2		
Size A4	Number	Revision
Date: File:	25-Dec-2002 C:\Document backup\Tcpip\TCPIP.DDB	Sheet of Drawn By:



Title			
核心模块原理图 1			
Size	Number		Revision
A4			
Date:	25-Dec-2002		Sheet of
File:	C:\Document_backup\Tcpiip\TCPIP.DDB		Drawn By: